

IEEE HOME ! SEARCH IEEE ! SHOP ! WEB ACCOUNT ! CONTACT IEEE Membership Publications/Services Standards Conferences H \*\*\* | 1 \*\*\*\* | 1 Welcome **United States Patent and Trademark Office** , V. Quick Links Help FAQ Terms IEEE Peer Review Welcome to IEEE Xplore® O- Home Your search matched 221 of 1011253 documents. — What Can A maximum of 500 results are displayed, 15 to a page, sorted by Relevance I Access? Descending order. O- Log-out **Refine This Search: Tables of Contents** You may refine your search by editing the current search expression or enteri new one in the text box. — Journais & Magazines Search embedded dram Conference ☐ Check to search within this result set **Proceedings** ( )- Standards Results Key: JNL = Journal or Magazine CNF = Conference STD = Standard Search By Author O- Basic 1 Universal Test Interface for embedded-DRAM testing Miyano, S.; Sato, K.; Numata, K.; — Advanced Design & Test of Computers, IEEE , Volume: 16 , Issue: 1 , Jan.-March 1999 Pages:53 - 58 **Member Services** O- Join IEEE [PDF Full-Text (352 KB)] [Abstract] **IEEE JNL** )- Establish IEEE Web Account 2 Test and repair of large embedded DRAMs. I McConnell, R.; Rajsuman, R.; O- Access the Test Conference, 2001. Proceedings. International, 30 Oct.-1 Nov. 2001 IEEE Member Pages:163 - 172 Digital Library [PDF Full-Text (844 KB)] [Abstract] 3 An embedded DRAM with a 143-MHz SRAM interface using a sensesynchronized read/write Taito, Y.; Tanizaki, T.; Kinoshita, M.; Igaue, F.; Fujino, T.; Arimoto, K.; Solid-State Circuits, IEEE Journal of , Volume: 38 , Issue: 11 , Nov. 2003 Pages:1967 - 1973 [PDF Full-Text (835 KB)] [Abstract] **IEEE JNL** 4 Design methodology of embedded DRAM with virtual-socket archite Yamauchi, T.; Kinoshita, M.; Amano, T.; Dosaka, K.; Arimoto, K.; Ozaki, H.; Yamada, M.; Yoshihara, T.; Solid-State Circuits, IEEE Journal of , Volume: 36 , Issue: 1 , Jan. 2001 Pages:46 - 54

http://ieeexplore.ieee.org/search/searchresult.jsp?query1=embedded+dram&scope1=&op1=an... 3/8/04

[PDF Full-Text (224 KB)]

[Abstract]

# 5 Embedded DRAM development: Technology, physical design, and application issues

Keitel-Schulz, D.; Wehn, N.;

Design & Test of Computers, IEEE , Volume: 18 , Issue: 3 , May-June 2001

Pages:7 - 15

[Abstract] [PDF Full-Text (204 KB)] IEEE JNL

#### 6 Embedded DRAM: more than just a memory

Diodato, P.W.;

Communications Magazine, IEEE , Volume: 38 , Issue: 7 , July 2000

Pages:118 - 126

[Abstract] [PDF Full-Text (112 KB)] IEEE JNL

### 7 Cost optimum embedded DRAM design by yield analysis

Zenda, Y.; Nakamae, K.; Fujioka, H.;

Memory Technology, Design and Testing, 2003. Records of the 2003 Internat

Workshop on , 28-29 July 2003

Pages:20 - 24

[Abstract] [PDF Full-Text (245 KB)] IEEE CNF

# 8 Access optimizer to overcome the "future walls of embedded DRAM the era of systems on silicon

Watanabe, T.; Ayukawa, K.; Miura, S.; Toda, M.; Iwamura, T.; Hoshi, K.; Sat Yanagisawa, K.;

Solid-State Circuits Conference, 1999. Digest of Technical Papers. ISSCC. 1999. IEEE International, 15-17 Feb. 1999.

Pages:370 - 371

[Abstract] [PDF Full-Text (280 KB)] IEEE CNF

## 9 A modular embedded DRAM core concept in 0.24 µm technology Schonemann, K.;

Memory Technology, Design and Testing, 1998. Proceedings. International Workshop on , 24-25 Aug. 1998

Pages: 18 - 23

[Abstract] [PDF Full-Text (456 KB)] IEEE CNF

## 10~ 0.13- $\mu m$ 32-Mb/64-Mb embedded DRAM core with high efficient redundancy and enhanced testability

Kikukawa, H.; Tomishima, S.; Tsuji, T.; Kawasaki, T.; Sakamoto, S.; Ishikaw Abe, W.; Tanizaki, H.; Kato, H.; Uchikoba, T.; Inokuchi, T.; Senoh, M.; Fukus Y.; Nirro, M.; Maruta, M.; Shibayama, A.; Ooishi, T.; Takahashi, K.; Hidaka, I Solid-State Circuits, IEEE Journal of, Volume: 37, Issue: 7, July 2002 Pages: 932 - 940

[Abstract] [PDF Full-Text (389 KB)] IEEE JNL

### 11 A 60-MHz 240-mW MPEG-4 videophone LSI with 16-Mb embedded DRAM

Takahashi, M.; Nishikawa, T.; Hamada, M.; Takayanagi, T.; Arakida, H.; Macı N.; Yamamoto, H.; Fujiyoshi, T.; Ohashi, Y.; Yamagishi, O.; Samata, T.; Asaı Terazawa, T.; Ohmori, K.; Watanabe, Y.; Nakamura, H.; Minami, S.; Kuroda, Furuyama, T.;

Solid-State Circuits, IEEE Journal of , Volume: 35 , Issue: 11 , Nov. 2000

Pages:1713 - 1721

[Abstract] [PDF Full-Text (276 KB)] IEEE JNL

### 12 Embedded DRAM technology: opportunities and challenges

Iyer, S.S.; Kalter, H.L.;

Spectrum, IEEE, Volume: 36, Issue: 4, April 1999

Pages: 56 - 64

[Abstract] [PDF Full-Text (1092 KB)] IEEE JNL

# 13 An access-sequence control scheme to enhance random-access performance of embedded DRAM's

Ayukawa, K.; Watanabe, T.; Narita, S.;

Solid-State Circuits, IEEE Journal of , Volume: 33 , Issue: 5 , May 1998

Pages:800 - 806

[Abstract] [PDF Full-Text (228 KB)] IEEE JNL

### 14 Issues in embedded DRAM development and applications

Keitel-Schulz, D.; Wehn, N.;

System Synthesis, 1998. Proceedings. 11th International Symposium on , 2-4 1998

Pages:23 - 28

[Abstract] [PDF Full-Text (28 KB)] IEEE CNF

# 15 A proven embedded DRAM compiler for deep submicron logic proce and system-on-a-chip ASIC designs

Tsang, T.; Rodriguez, B.; Haag, G.; Crafts, H.;

ASIC Conference 1998. Proceedings. Eleventh Annual IEEE International , 13-

Sept. 1998

Pages:199 - 203

[Abstract] [PDF Full-Text (556 KB)] IEEE CNF

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Next

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help | FAQ | Terms | Back to Top

Copyright © 2004 IEEE — All rights reserved